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TOP PICKS FROM THE 2012
COMPUTER ARCHITECTURE
CONFERENCES
......In recent years, information tech-
nology (IT) has been witnessing major trans-
formations placing unprecedented demands
on efficient processing, communication,
and storage of data. These transformations
are driven by both the slowdown in energy
efficiency in modern circuits and fabrication
technologies and by the emergence of ‘‘big
data’’ requiring not only higher efficiency
in manipulating data but also making reli-
ability and security first-class design con-
straints. With diminishing returns in circuit
efficiency, computer architecture innovation
is now once more at the core of these trans-
formations and central to the continued
growth of IT. We are pleased to bring
to you the Top Picks issue this year with
11 articles selected by the program committee
and deemed as the best of computer architec-
ture innovation presented in conferences.
Choosing nearly a dozen papers from a
highly selective group of submissions that
have appeared in flagship conferences is
not an easy feat. Our community has also
grown to encompass a variety of research
areas in response to the emerging design
challenges requiring expertise across a di-
verse spectrum of areas. Nevertheless, with
the help of 26 distinguished members of
our community, we identified 11 papers
out of 78 submissions to be included in
this year’s issue.
The selection process
We asked authors to submit a three-page
summary highlighting the novelty and im-
pact of their work, together with a copy
of the original conference paper. There
were no constraints regarding the publica-
tion venue. As advised by Editor in Chief
Erik Altman, and the new submission
guidelines set in place in 2011, all confer-
ence papers in 2012 with the exception of
guest editor papers were eligible for submis-
sion. Last year’s guest editors were also
allowed to submit their 2011 conference
papers, as these were not considered last
year according to the new guidelines.
These guidelines are compatible with our
conference submission guidelines and have
been put in place to better match our com-
munity practices and improve the fairness
of the selection process.
This year we had a total of 78 submis-
sions, with 33 percent from ISCA, 27 percent
from MICRO, 17 percent from HPCA, and
8 percent from ASPLOS. We also had a
smaller representation from CGO, DSN,
ICCD, ISPASS, NOCS, PACT, and PLDI.
With the help of our selection committee
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(see the ‘‘Selection Committee’’ sidebar) and
Boris Grot of EPFL—who both hosted the
submission website and helped run a physical
program committee meeting—we completed
a total of four reviews per paper for all but
two lower-ranked papers, which received
three reviews.
We designed a review form that included
six evaluation criteria, and for each evalua-
tion criteria we included a detailed descrip-
tion of how to assign a score. The criteria
were potential impact, novelty of solution
or insights, solution feasibility/practicality,
soundness of ideas, soundness of evaluation,
and reviewer expertise.
We had a physical meeting in Chicago on
12 January 2013 with all PC members pres-
ent. We discussed 41 papers in total, from
which we accepted 11 papers for this issue.
The overall ranking in which papers were
discussed took a weighted average of the
scores given in all criteria, in particular ac-
counting for variations in reviewer expertise
and overall scoring generosity (similar to
averaging techniques used by Onur Mutlu
in the MICRO 2012 conference).
The 2012 Top Picks articles
For this year’s Top Picks issue, we include
11 articles that demonstrate the breadth and
depth of ongoing computer architecture re-
search (see the ‘‘Top Picks of 2012’’ sidebar).
These articles fall into three themes: energy
and efficiency, safety and security, and paral-
lelism and memory.
Energy and efficiency
The first theme directly targets energy-
efficiency improvements in modern plat-
forms with contributions that target better
performance with existing power budgets to
exploit the tradeoff in computational preci-
sion and variations in demands for quality
of service to save energy. In ‘‘Designing for
Responsiveness with Computational Sprint-
ing,’’ Arun Raghavan et al. propose to incor-
porate phase-change materials directly into a
processor die that provides a limited amount
of thermal capacitance. This additional ther-
mal headroom allows for short bursts, or
sprints, of computation without the risk of
overheating and damaging the processor.
Many important classes of workloads in
light of the emergence of Big Data (such as
machine learning and media processing) are
probabilistic in nature with acceptable ap-
proximate rather than precise outcomes.
Conventional general-purpose processors
for such workloads would lead to overly pre-
cise results, wasting both computational
resources and energy. In ‘‘Neural Accelera-
tion for General-Purpose Approximate Pro-
grams,’’ Hadi Esmaeilzadeh et al. describe a
framework from compiler to hardware for
replacing certain regions of code with invoca-
tions to neural-processing accelerators that
generate approximately correct results, but
at significant energy and latency savings.
Modern servers provide limited levels of
energy proportionality and as such waste en-
ergy during periods of low server activity and
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request rate. In ‘‘Scaling the Energy Propor-
tionality Wall with KnightShift,’’ Daniel
Wong and Murali Annavaram present a
case for server-level heterogeneity through
energy-efficient server proxies during low-
activity periods while maximizing perfor-
mance at moderate to peak loads.
Safety and security
As IT systems scale to cope with ever-
increasing demands, security and safety take
center stage as computer system design chal-
lenges. The second theme highlights the cen-
tral role computer architecture plays in
protecting computation and data. Many se-
curity vulnerabilities arise from simple mem-
ory management bugs. In ‘‘Hardware-
Enforced Comprehensive Memory Safety,’’
Santosh Nagarakatte, Milo M. K. Martin,
and Steve Zdancewic propose hardware to
generate and automatically check unique
identifiers for pointers to catch illegal mem-
ory accesses that would otherwise lead to a
security vulnerability.
In ‘‘Inspection-Resistant Memory Archi-
tectures,’’ Jonathan Kaveh Valamehr et al.
tackle the difficult problem of securing a
memory system from direct physical inspec-
tion (for example, electron microscopes).
They introduce a hybrid scheme combining
concepts from secret sharing and coding to
create a robust memory system.
Transient faults, if undetected, can also
lead to silent data corruptions (SDCs) and
comprise both computational outcome and
data integrity. In ‘‘Relyzer: Application Resil-
iency Analyzer for Transient Faults,’’ Siva
Kumar Sastry Hari et al. provide a new
approach that carefully analyzes an applica-
tion to select a few fault-injection sites that
continue to provide high levels of fault cov-
erage while reducing the required detailed
simulation time to identify SDCs by orders
of magnitude.
A class of security attacks on computer
systems exploits program execution side
effects. In ‘‘A Quantitative, Experimental
Approach to Measuring Side-Channel Secu-
rity,’’ John Demme et al. introduce a quan-
titative methodology for measuring the
potential for information leakage through
side effects. Analysis of a system’s side-
channel vulnerability factor enables designers
to better make tradeoffs between perfor-
mance and security.
Parallelism and memory
Finally, the third theme focuses on paral-
lelism, memory systems, and the interaction
of the two to tackle efficiency in modern
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Energy and efficiency
 ‘‘Designing for Responsiveness with Computational Sprinting’’
by Arun Raghavan, Yixin Luo, Anuj Chandawalla, Marios
Papaefthymiou, Kevin P. Pipe, Thomas F. Wenisch, and Milo
M. K. Martin
 ‘‘Neural Acceleration for General-Purpose Approximate Programs’’
by Hadi Esmaeilzadeh, Adrian Sampson, Luis Ceze, and
Doug Burger
 ‘‘Scaling the Energy Proportionality Wall with KnightShift’’ by
Daniel Wong and Murali Annavaram
Safety and security
 ‘‘Hardware-Enforced Comprehensive Memory Safety’’ by Santosh
Nagarakatte, Milo M. K. Martin, and Steve Zdancewic
 ‘‘Inspection-Resistant Memory Architectures’’ by Jonathan
Kaveh Valamehr, Melissa Chase, Seny Kamara, Andrew
Putnam, Daniel Shumow, Vinod Vaikuntanathan, and Timothy
Sherwood
 ‘‘Relyzer: Application Resiliency Analyzer for Transient Faults’’
by Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and
Pradeep Ramachandran
 ‘‘A Quantitative, Experimental Approach to Measuring Side-
Channel Security’’ by John Demme, Robert Martin, Adam
Waksman, and Simha Sethumadhavan
Parallelism and memory
 ‘‘Cache-Conscious Thread Scheduling for Massively Multithreaded
Processors’’ by Timothy G. Rogers, Mike O’Connor, and Tor
M. Aamodt
 ‘‘Parallel Block Vectors: Collection, Analysis, and Uses’’ by Mela-
nie Kambadur, Kui Tang, and Martha A. Kim
 ‘‘A Safety-First Approach to Memory Models’’ by Abhayendra
Singh, Satish Narayanasamy, Daniel Marino, Todd Millstein, and
Madanlal Musuvathi
 ‘‘Programmable DDRx Controllers’’ by Mahdi Nazm Bojnordi and
Engin Ipek
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IT platforms. In ‘‘Cache-Conscious Thread
Scheduling for Massively Multithreaded
Processors,’’ Timothy G. Rogers, Mike
O’Connor, and Tor M. Aamodt examine
the problem of cache interference among
a GPU’s numerous threads of computation.
Rather than optimizing the cache-replacement
policy, this article proposes new locality-
aware GPU scheduling to shape the cache
traffic to make better use of the GPU’s
caches.
To make good use of multicore process-
ors, programmers must understand the re-
lationship between their parallel code and
the actual concurrency it exposes at run-
time. The article ‘‘Parallel Block Vectors:
Collection, Analysis, and Uses’’ by Melanie
Kambadur, Kui Tang, and Martha A. Kim
presents a new concept of parallel block
vectors that provides a means of mapping
from a running program’s concurrency
phases back to the original source code.
Prior work has argued that relaxed
memory consistency models might not be
necessary to achieve high performance.
These designs offered sequential consis-
tency through relaxing memory specula-
tively in hardware. In ‘‘A Safety-First
Approach to Memory Models,’’ Abhayen-
dra Singh et al. observe that thread-local
data and read-only memory regions do
not need hardware support for sequential
consistency. They present a hardware design
that exploits this observation to provide effi-
cient support for sequential consistency with-
out hardware speculation.
Finally, ‘‘Programmable DDRx Con-
trollers’’ by Mahdi Nazm Bojnordi and
Engin Ipek tackles the problem of building
customizable controllers for modern
DDR memory chips. By introducing
programmability into the memory control-
ler design, this work presents a new
approach that enables more flexible and
efficient memory systems.
W e are pleased to have brought youthis year’s edition of Top Picks. We
hope that you enjoy reading these articles as
well as their original conference versions,
and we welcome any feedback you may have
on this issue. MICRO
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